-
2022-09-24 23:23:06
HIP6500-Multi-Linear Power Controller with ACPI Control Interface
Either an HIP6500 HIP6020 or HIP6021 complements the ACPI-compliant design for microprocessor and computer applications. The IC integrates two linear controllers and two regulators, switching, monitoring and control functions into a 20-pin SOIC package. A linear controller generates a 3.3VDUAL output voltage from the ATX power supply's 5VSB output voltage to power the PCI slot through an external transistor in the sleep state (S3, S4/S5). The second transistor, is used to switch the operating state of S1/S2 (active) between S0 and ATX 3.3V output operation. The second linear controller provides the computer system's 2.5V/3.3V memory through an external bypass transistor in the active state. In the S3 state, 2.5V/3.3V sleep power is supplied through an integrated transistor. Comes with 5VDUAL aircraft third controller power, ATX switch in active state of 5V output, while ATX is in sleep state 5VSB. The two internal regulators include a low-current 3.3V output and a dedicated sleep, noise-free 2.5V clock chip supply. The HIP6500's operating mode (active output or sleep output) can be selected via two digital control pins, S3 and S5. Further control of the logic for managing the activation of different power states is provided through two configuration pins, EN3VDL and EN5VDL. In the active state, the 3.3VDUAL linear regulator uses an external N-channel MOSFET output connected directly to the 3.3V input supplied by ATX (or equivalent) for minimal loss of power. In the sleep state, the 3.3VDUAL delivery of the power supply output is transferred to an NPN transistor while the external controller. Active state output power is 2.5/3.3VMEM delivered by implementing an external NPN transistor, or NMOS switch set to 3.3V. In the sleep state, the conduction output here is passed to the internal pass transistor. The 5VDUAL output is powered through two external MOS transistors. In the sleep state, a PMOS (or PNP) transistor carries current from the ATX 5VSB output, while in the active state, current flow is diverted to an NMOS transistor connected to the ATX 5V output. Similar to the 3.3VDUAL output, the 5VDUAL output is operated not only by the dominant position and pin five of S3, but clearly on the EN5VDL pin. The 3.3VSB internal regulator is active as long as the ATX 5VSB voltage is applied to the chip and gets its output current from the 5VSB pin. The 2.5VCLK output is only active on S0, S1/S2, as the input source, and uses its internal 3V3 pin through the element.