The CPU manager of 16Kbit SPI EEPROM combines three popular functions to turn on reset control, power supply voltage monitoring, and atresia in a package to protect the serial EEPROM memory. This combination reduces system costs, reduce board space and improve reliability.

Electricity to the device will activate the circuit time that will be reset and reset/reset/reset. This makes the power and oscillator stabilize before the processor executes the code.

The system of low VCC detection circuit to protect the user of the device maintains the trigger point when the VCC is lower than the minimum VCC, and the reset/reset activation point. The reset/reset maintains an assertion state until VCC returns to achieve appropriate operation level and stability.

The standard VTRIP threshold is available, but the unique circuit of Intersil allows the threshold to re -program to meet the custom requirements or fine -tuning threshold applications.

Features

Low VCC detection and resetting assertion

-Five standard resetting threshold voltage

-D reconstruction low VCC Special programming order of resetting threshold voltage

-A reset signal is valid for VCC 1V

Low power consumption

- lt; 50 Weirean The maximum machine current, watch the door dog opening

- lt; 1 Weian's maximum machine current, watch the door dog closure

-The maximum effective current during the reading period is less than 400 Weian

[

[ 123] 16Kbits EEPROM

Built-in accidentally written protection

-Do-electricity protection circuit

/4, 1/2 or all EEPROM array lock protection

-The programmable only read storage mode

2 MPI H He SPI interface mode (0,0 amp; amp; 1 1)

minimize EEPROM programming time

-32 byte page writing mode

-The automatic regular writing cycle

-5ms writing cycle time (typical)

2.7V to 5.5V and 4.5V to 5.5V power supply

Operation

-14 LD TSSOP, 8 LD SOIC, 8 LD PDIP

Provide lead-free and annealing (in line with ROHS)

Working principle

Powering reset

Xiang

x5168 and X5169 power -on will activate the power -on reset circuit. This circuit starts at a voltage of about 1V and pulls the reset/reset pin activation. This signal prevents the system microprocessor start working before the voltage is insufficient or the oscillator is stable. When VCC exceeds the device VTRIP value of 200 milliseconds (nominal), the circuit releases reset/reset, allowing the processor to start the execution code.

Low -voltage monitoring

During the operation, X5168 and X5169 monitor VCC levels

If the power supply voltage is lower than the preset minimum VTRIP, the reset/reset. Subticking/reset signal prevent microprocessor from working in a state of power off or power off. The reset/reset signal remains activated until the voltage drops below 1V. It also remains activated until VCC returns and exceeds VTRIP 200 milliseconds.

V threshold resetting program Kos Islands

x5168x5169 has a standard VCC threshold (VTRIP) voltage. This value will not change under normal operation and storage conditions. However, in the standard VTRIP incomplete and correct application, or in order to improve the accuracy of the VTRIP value, the X5168 and X5169 thresholds can be adjusted.

Set V voltage travel

This process set VTRIP to higher voltage values. For example, if the current VTRIP is 4.4V and the new VTRIP is 4.6V, the process will be changed directly. If the new setting is lower than the current settings, you need to reset the trigger point before setting the new value.

To set a new VTRIP voltage, the required VTR intellectual property right connects the threshold to the VCC pin, and connects the CS pin and WP pin to a high position. Reset/reset, keep the feet unconnected. The programming voltage VP is then applied to SCK and SI and pulse CS, low first and then high. Remove VP and the sequence is completed.

Vtrip programming sequential flow chart

Sample vtrip reset circuit

Serial memory

]

The memory part of the device is a CMOS serial EEPROM array with the Intersil block lock protection. The internal organization of the array is X 8. The device has a serial peripheral interface (SPI) and software protocol, allowing operations on simple four -line bus.

The device uses the proprietary writing #8482; battery with the proprietary to.

The device is designed as a synchronous serial interface (SPI) interface (SPI) interface directly with many popular micro -controller families. itIncluding an 8 -bit instruction register, the data can be recorded by SI input

data is recorded on the edge of the SCK. Throughout the operation, CS must be at a low position.

All instructions (Table 1), addresses, and data are first transmitted to MSB. The data input on the international unit system is locked in the first

After the CS decreases, the SCK rising edge. The data decreases by SCK along the SO line. SCK is static, allowing users to stop the clock, and then start it again to restore operations during interruption.

Write the enable lock

The device contains the written lock. This lock must be set before starting the writing operation. The WREN instruction will set the lock, and the WRDI instruction will reset the lock (Figure 3). This lock is automatically reset after the power -powered conditions and the effective writing cycle is completed.

Status register

The RDSR instruction provides access to the status register. The state register can be read at any time, even in the writing cycle. The format of the status register is as follows:

is writing (WIP) bit is easy to read only, indicating whether the device is busy with internal non -prone writing operation. WIP bit reads the RDSR instruction. When setting to 1 "